Designing a RFNoC Block implementing a SISO Processor using High-Level Synthesis

  • Andrea Guerrieri EPFL-LAP

Abstract

RFNoC(RF Network on Chip) is an open-source processing tool developed by Ettus Research. SISO Processor(Soft In Soft Out) is one of the basic component used in modern FEC(Forward Error Correcting) techniques such as Turbo Codes and LDPC. This paper would to presents an in-progress RFNoC block development which implement a SISO Processor as answer to "The RFNoC & Vivado HLS Challenge" sponsored by Ettus Research and Xilinx.

Published
2017-09-05
How to Cite
GUERRIERI, Andrea. Designing a RFNoC Block implementing a SISO Processor using High-Level Synthesis. Proceedings of the GNU Radio Conference, [S.l.], v. 2, n. 1, p. 8, sep. 2017. Available at: <https://pubs.gnuradio.org/index.php/grcon/article/view/21>. Date accessed: 24 sep. 2017.