Channelization using RFNoC

  • Phillip Vallance Vallance Engineering LLC


This document will review the derivation of the M/2 channelizer structure found in (Harris F., 2010). The document will then provide the detailed FPGA implementation of the architecture. The FPGA implementation is specific to the Xilinx architecture since it utilizes the pipelining functionality of the DSP48 cores found in 7 series devices. The implementation is fully pipelined to achieve maximum FMax performance and achieves maximum throughput.

How to Cite
VALLANCE, Phillip. Channelization using RFNoC. Proceedings of the GNU Radio Conference, [S.l.], v. 2, n. 1, p. 7, sep. 2017. Available at: <>. Date accessed: 24 sep. 2017.