
Implementation of FPGA based Channel Sounder for Large scale antenna systems using RFNoc on USRP Platform

Bhargav Gokalgandhi

WINLAB, Rutgers University, New Jersey

BVG8@SCARLETMAIL.RUTGERS.EDU

Prasanthi Maddala

WINLAB, Rutgers University, New Jersey

PRASANTI@WINLAB.RUTGERS.EDU

Ivan Seskar

WINLAB, Rutgers University, New Jersey

SESKAR@WINLAB.RUTGERS.EDU

Abstract

This paper concentrates on building a multi-antenna FPGA based Channel Sounder with single transmitter and multiple receivers to realize wireless propagation characteristics of an indoor environment. A DSSS signal (spread with a real maximum length PN sequence) is transmitted, which is correlated with the same PN sequence at each receiver to obtain the power delay profile. Multiple power delay profiles are averaged and the result is then sent to host. To utilize high bandwidth, the computationally expensive tasks related to generation and parallel correlation of PN sequences are moved to the FPGA present in each USRP (Universal Software Radio Peripheral). Channel sounder blocks were built using Vivado HLS and integrated with RFNoC (RF Network on Chip) framework, which were then used on USRP X310 devices.

1. Introduction

Channel sounding is the process of evaluating the characteristics of a radio environment. This is essential for developing a statistical channel model for simulations. Knowledge of channel characteristics can also help in designing better antenna systems which results in communication systems with increased throughput and higher reliability.

For 5G communication systems, where ultra-wide bandwidths (mmWave) and high number of antennas (Massive MIMO) are to be used, Channel State Information (CSI) acquisition becomes extremely complex. For such systems, using traditional CSI acquisition algorithms can place sig-

nificant overhead on the system, causing a loss in spectral efficiency. For example, in systems with pilot-based CSI acquisition, the number of pilot signals to be used increases with the number of antennas and the bandwidth used. Processing these pilot signals is computationally intensive and time consuming. However, studying the radio environment, obtaining prior statistical information, and developing models, can result in designing simpler algorithms specific to the environment, resulting in an efficient communication system.

The field of channel sounding has been an area of research for a long time. Modeling of wireless channel characteristics using statistical and propagation data gained though channel sounding can be seen in papers like (German et al., 2001), (Ritcher et al., 2003), (Thomä et al., 2004), (Richter, 2005), (Ciccognani et al., 2005), (Thomä et al., 2005). (Dezfooliyani & Weiner, 2012) talks about creating a spread spectrum based UWB channel sounding system. Using spread spectrum based methods to create UWB channel sounding systems can be seen in (Haese et al., 1999), (Merwaday et al., 2014), (Le Naour et al., 2013), (Islam et al., 2013), (Thomä et al., 2001), (Pirkil & Durgin, 2008). (Merwaday et al., 2014), (Le Naour et al., 2013), (Islam et al., 2013) have used USRP platform for creating channel sounding systems while (Thomä et al., 2001), (Kmec et al., 2005), (Kolmonen et al., 2010), (Maharaj et al., 2005), (Elofsson & Seimar, 2016) concentrate on channel sounder architectures for MIMO systems with (Elofsson & Seimar, 2016) using USRPs for channel sounder implementation. Some examples of channel measurements made using MIMO channel sounder can be seen in (Kim et al., 2015), (Liu et al., 2016), (Salous et al., 2016). (Salous et al., 2016) and (Panda et al., 2012) show the FPGA implementation of LFSR based PN sequences.

The channel sounders constructed and implemented in the above papers using USRPs or any other SDRs use less number of antennas or low bandwidth. That is because the

above approaches have higher host side processing which requires all the data received on every antenna to be down-converted and sent to the host. The number of samples to be sent to the host for processing increases with increasing number of antennas as well as increasing bandwidth which in turn restricts the maximum sampling rate that can be used. Because of that, implementation of MIMO channel sounders requires specific hardware platforms to be built which can support parallel processing. (Elofsson & Seimar, 2016) shows how using FPGA for channel sounding implementation can help but the paper is limited to implementation of 2×2 MIMO.

This paper takes into consideration the problems caused due to simultaneous increase in number of antennas and bandwidth, and creates a real-time UWB channel sounder for large scale antenna systems. We present an implementation of FPGA and SDR based UWB Channel sounder for Large scale Antenna systems and show the results obtained when the sounder is used for a 16 antenna system at 100 MHz bandwidth.

This paper is organized as follows. Section 2 discusses FPGA implementation of spread spectrum channel sounder, by giving details about the different blocks implemented and integrated with RFNoC. Experimental setup is described in Section 3, measurements and results are presented in Section 4. The paper is then concluded in Section 5.

2. FPGA implementation of channel sounder

A spread spectrum channel sounder using USRPs can be built as shown in Figure 1. Spectrum spreader modulates data samples with a maximal length PN sequence. Modulated samples are passed through a shaping filter, upconverted to the desired carrier frequency and transmitted over the air. Received baseband samples are correlated with the conjugate of transmit PN sequence, to identify delayed versions of the transmitted PN sequence, thus resolving the multipath components of the channel. Correlation power or power delay profile obtained is averaged over multiple data symbols to eliminate spurious correlation peaks due to noise (Gan, 2005). While building the above channel




Figure 1. USRP X310 Spread spectrum Channel Sounder

sounder, spectrum spreader on the transmit side, and cor-

relator, averaging block on the receive side are the only blocks that needed to be implemented, as shaping filters (included in DDC, DUC) and radio interface blocks are already a part of the default USRP FPGA image. Instead of using software modules for the above 3 blocks, we have chosen to implement them in the FPGA, to enable multi-channel, high bandwidth, real time channel sounding. These blocks were then integrated with RFNoC framework as described in the following section. Though the blocks were built to be used in this USRP channel sounding system, with a standard AXI stream interface, they can be easily ported to any application or platform. Each of the 3 blocks implemented is described in the subsequent sections.

2.1. RFNoC channel sounder




Figure 2. RFNoC Architecture

RFNoC (RF Network on Chip) is a unique processing and routing architecture, developed by Ettus Research to reduce the FPGA development time on Third Generation Ettus Research USRPs (Malsbury & Ettus, 2013). This architecture provides basic functionality for the SDR, such as host communication, packet processing, radio interfaces, clocking etc., while allowing users to easily integrate custom IP as "Computation Engines".

Figure 2 shows how various blocks in an RFNoC design are connected to the Radio transport router(RTR), which acts as a cross switch for routing data/control packets between them. Once an RFNoC build is made with the required blocks, connections between them or the flow graph can be established from the host computer by sending a few UHD (USRP Hardware driver) commands to the Radio transport router.




Figure 3. RFNoC DSSS Transmitter showing transmit data flow

2.1.1.1. RFNoC DSSS TRANSMITTER

DSSS transmitter as a part of the channel sounding system was built by adding a spectrum spreader computation engine(CE) to the RFNoC framework. A DUC CE provided by Ettus Research was also used in the transmitter. As shown in Figure 3 the RTR was configured to build a flow graph to route data from the host to the spectrum spreader. The spreader gives out samples at rate R_s , which is the channel sounding rate, which corresponds to the bandwidth being sounded. These samples are then routed to the DDC which interpolates them to 200MSPS and sends them out to a Radio.

2.1.1.2. RFNoC CHANNEL SOUNDING RECEIVER




Figure 4. RFNoC Channel sounding receiver showing receive data flow

Channel sounding receiver was similarly built by adding correlator, averaging CEs to the RFNoC framework. A DDC CE provided by Ettus Research was also used. Samples received from a Radio at a rate of 200MSPS are routed to DDC, which decimates them to rate R_s .

These samples pass through the correlator and averaging CEs before being sent to the host, as shown in Figure 4. Averaging CE further reduces the data rate by a factor of K , the averaging factor.

2.2. Spectrum spreader

Spectrum spreader CE takes in data symbols in SC16 format(signed complex numbers with 16 bit real and imaginary parts) and spreads them using a real PN sequence giving L SC16 output symbols for each input, where L is the sequence length. The PN sequence is locally generated using a user-provided generator polynomial and seed. Setting registers (Pendulum, 2014) as shown in Figure 5 allow users to provide the generator polynomial, seed and sequence length..




Figure 5. Spectrum Spreader Computation Engine

LFSR based programmable PN sequence generator as shown in Figure 6 was implemented. It can take a generator polynomial up to an order of 10, i.e., the longest sequence that it can generate is of length 1023. For a polynomial of order N , the output is taken from the N th bit.




Figure 6. PN sequence generator programmed with an order 6 generator polynomial

Maximal length sequences which have excellent auto correlation properties are used for channel sounding. Other

sequences could be generated and used when the spectrum spreader block is used in a different application. Vivado HLS was used to generate RTL code for the PN sequence generator and spreader blocks.

2.3. Correlator




Figure 7. Correlator Computation Engine

Correlator CE starts processing incoming samples when it receives a start pulse from the user. For each SC16 input sample, it gives out a 32 bit unsigned integer, the correlation power. A parallel correlator was used to give out results at the same rate as the incoming sample rate, enabling the usage of maximum bandwidth possible. Setting registers as shown in Figure 7 allow users to program the correlator to be used with a desired sequence. PN sequence generator described in the previous section was used in the correlator CE as well.

Two parallel correlator structures as shown in Figure 8 were used for real and imaginary parts of the incoming samples. Samples are pushed into the shift register storage which can hold up to 512 samples. So the correlator can be used with sequences up to length 512. For a sequence of length L , the n^{th} correlator output can be given as

$$y_n = \sum_{l=0}^{L-1} p_l x_{n-l} \quad (1)$$

Each time a new sample comes in, the oldest sample is pushed out as it is no longer required. Since the PN sequence is real and binary, multiplication in Equation 1 comes down to selecting the original sample when the coefficient is +1 and 2's complement of the sample when it is -1 (Garrett & Stan, 1999). Correlation thus obtained is a complex number, the squared magnitude of which gives the correlation power.




Figure 8. Parallel Correlator computing real part of correlation

2.4. Averaging Block

Averaging CE is used to compute the average of K incoming packets. It is used in this channel sounding system to eliminate spurious peaks that might appear in the power delay profile due to noise. Also, since it reduces the data rate by a factor of K (where K is the averaging size), it enables the user to collect data from large number of antennas without exhausting the Ethernet link between USRPs and host. Setting registers as shown in Figure 9 allow users to set the averaging factor. Only averaging factors ≤ 128 that are a power of 2 are taken, so that division operation reduces to a right shift operation.




Figure 9. Averaging Computation Engine

2.5. FPGA Utilization

	LUT	FF	BRAM
Available in XC7K410T	254200	508400	795
	%LUT	%FF	%BRAM
Spreader CE	1	0.66	0.88
Correlator CE 256	9.4	7.35	0.75
Correlator CE 512	17.9	14	0.75
Averaging CE	1	0.73	1.13
Channel sounder Tx	41.1	25.6	43.5
Channel sounder Rx 1 Ch corr512	61	39.4	44.7
Channel sounder Rx 2 Ch corr256	70.6	45.4	49.8

Table 1. FPGA resource utilization for Kintex 7 XC7K410T

This channel sounding system is built using USRP X310s(usr). An USRP X310 contains a Xilinx Kintex 7 FPGA (XC7K410T). FPGA resource utilization numbers for all the 3 CEs and different transmit and receive configurations are shown in Table 1. Each USRP X310 contains 2 radio daughter boards, i.e., each X310 has 2 Tx channels and 2 Rx channels. In the channel sounding receiver, either 1 Rx channel or both the Rx channels of an X310 can be used. In case of 1 Rx channel, the FPGA is configured with 1 Rx processing chain as shown in Figure 4. In case of 2 Rx channels, the FPGA is configured with 2 Rx processing chains as shown in Figure 13. In 1 Rx channel configuration, a size 512(can use PN sequences up to length 511) correlator is used. But, due to FPGA resource constraints, in 2 Rx channel configuration, a size 256 correlator is used. Table 1 shows resource utilization for both single and dual Rx configurations.

3. Experimental Setup

All the channel sounding experiments are conducted in an indoor echoic environment and for that ORBIT (Open-Access Research Testbed) (Raychaudhuri et al., 2005),(orb) is used. ORBIT consists of a grid of wireless nodes each with a Computer, Software Defined Radio (SDR) and an antenna setup. There are a total of 400 nodes in a 20x20 grid as shown in Figure 10 and 4 Massive MIMO mini-racks each with 8 USRP X310s(usr) and 32 antennas (16 Tx and 16 Rx) as shown in Figure 11. Each USRP has 2 RF chains and so 2 Tx and 2 Rx antennas are connected to each USRP. Since multiple receivers are to be



Figure 10. ORBIT Testbed




Figure 11. Massive MIMO mini-rack in ORBIT

used simultaneously, each USRP is given an external Pulse Per Second (PPS) and 10 MHz clock input for time and frequency synchronization respectively.

A single USRP of one of the mini-racks is used as the transmitter and multiple USRPs of a mini-rack located diagonally opposite to the mini-rack with the transmitting USRP are being used as receivers for the experimental setup. Such a setup is used so as to have the longest possible distance between the transmitter and receiver within the Testbed. The transmitting node is controlled by a back-end server and all the receiving nodes are controlled by a different back-end server and the experiment setup looks as shown in Figure 12. Now, the specifications for different parameters such as frequency, sampling rate, number of antennas, of the USRPs and the ranges for those specifications can be seen in (usr). The specifications that are to be used for this experiment are given in the table below,




Figure 15. Normalized Power Delay Profile of a single channel (in dB)

The output of the channel sounder is the Power Delay Profile. So, one binary file per channel is generated consisting of samples with 32-bit resolution. All the binary files are then plotted using either Octave or Matlab. Now, in Figure 14 and 15, the Normalized Power Delay Profile (PDP), also known as Multipath Intensity Profile, of a single channel can be seen. This is the PDP of one of the 16 channels and is shown as an example of the Channel Sounder output. The Delay Spread and the number of multipath components can be calculated. For example, if the threshold for PDP is set to 0.1 i.e. -10 dB, the delay spread, time difference between first channel tap and the last channel tap above the threshold, comes to approx. $0.12 \mu s$. The number of multipath components i.e. the number of channel taps is 8.




Figure 16. Power Delay Profile of all 16 channels

Channel	Delay Spread (in μs)	Channel Taps
1	0.12	8
2	0.12	4
3	0.22	15
4	0.15	7
5	0.11	8
6	0.01	2
7	0.17	16
8	0.05	4
9	0.02	3
10	0.12	10
11	0.11	6
12	0.16	11
13	0.12	3
14	0.15	10
15	0.11	7
16	0.11	8

Table 3. Delay spread and Channel Taps for Figure 16

Figure 16 shows the PDP for all 16 channels. Here, normalized PDP is not shown so that comparison between channels can be done. Also, the signal attenuation for each Transmitter-Receiver pair can be observed. Table 3 gives the Delay spread and number of channel taps for each channel. For calculating the parameters in table 3, the PDP for each channel is first normalized and then the threshold for each channel is set to 0.1, the same as that for the single channel example. Normalization is required since the delay spread is calculated with reference to the first channel tap which is the Line-of-sight component and also to keep the threshold value common for all channels.

5. Conclusion

Our curiosity and necessity to understand the multipath environment in ORBIT test bed, especially with large scale multi-antenna systems led us to channel sounding experiments. By moving the correlator and averaging blocks to the FPGA, processing time on the host, and amount of data transferred from USRP to host were significantly reduced. This made the experiments much more easier and interesting as results such as receive PDP at different antennas can be observed real time. In this process RFNoC framework was explored, which reduced the system development time and encourages us to move more signal processing tasks to the FPGA. With an addition of few more modules such as frequency synchronization, we hope to use this channel sounding system with mobile nodes as well.

Source code for the RFNoC blocks and channel sounding application can be found at <https://github.com/Xilinx/RFNoC-HLS-WINLAB>

References

- Orbit website. URL <http://www.orbit-lab.org/>.
- URL <https://www.ettus.com/product/details/X310-KIT>.
- Braun, Martin. Rfnoc deep dive: Host side, 2015. URL https://www.ettus.com/content/files/RFNoC_Wireless_at_VT_Host.pdf.
- Ciccognani, Walter, Durantini, Annalisa, and Cassioli, Dajana. Time domain propagation measurements of the uwb indoor channel using pn-sequence in the fcc-compliant band 3.6-6 ghz. *IEEE Transactions on Antennas and Propagation*, 53(4):1542–1549, 2005.
- Dezfoolliyan, Amir and Weiner, Andrew M. Evaluation of time domain propagation measurements of uwb systems using spread spectrum channel sounding. *IEEE Transactions on Antennas and Propagation*, 60(10):4855–4865, 2012.
- Dinan, Esmael H and Jabbari, Bijan. Spreading codes for direct sequence cdma and wideband cdma cellular networks. *IEEE communications magazine*, 36(9):48–54, 1998.
- Elofsson, Jens and Seimar, Peter. Software defined radio based mimo channel sounding. 2016.
- Gan, Kim-Chyan. Path searcher for a wcdma rake receiver. *Freescale Semiconductor Inc. Application Note*, 2005.
- Garrett, David and Stan, Mircea. Low power parallel spread-spectrum correlator. *IEE Proceedings-Circuits, Devices and Systems*, 146(4):191–196, 1999.
- German, Gus, Spencer, Quentin, Swindlehurst, Lee, and Valenzuela, Reinaldo. Wireless indoor channel modeling: statistical agreement of ray tracing simulations and channel sounding measurements. In *Acoustics, Speech, and Signal Processing, 2001. Proceedings.(ICASSP'01). 2001 IEEE International Conference on*, volume 4, pp. 2501–2504. IEEE, 2001.
- Haese, S, Moullec, C, Coston, P, and Sayegrih, K. High-resolution spread spectrum channel sounder for wireless communications systems. In *Personal Wireless Communication, 1999 IEEE International Conference on*, pp. 170–173. IEEE, 1999.
- Islam, Muhammad Nazmul, Kim, Byoung-Jo J, Henry, Paul, and Rozner, Eric. A wireless channel sounding system for rapid propagation measurements. In *Communications (ICC), 2013 IEEE International Conference on*, pp. 5720–5725. IEEE, 2013.
- Kim, Minseok, Takada, Jun-ichi, Chang, Yuyuan, Shen, Jiyun, and Oda, Yasuhiro. Large scale characteristics of urban cellular wideband channels at 11 ghz. In *Antennas and Propagation (EuCAP), 2015 9th European Conference on*, pp. 1–4. IEEE, 2015.
- Kmec, M, Sachs, J, Peyerl, P, Rauschenbach, P, Thomä, R, and Zetik, R. A novel ultra-wideband real-time mimo channel sounder architecture. *XXVIIIth General Assembly of URSI*, pp. 23–29, 2005.
- Kolmonen, Veli-Matti, Almers, Peter, Salmi, Jussi, Koivunen, Jukka, Haneda, Katsuyuki, Richter, Andreas, Tufvesson, Fredrik, Molisch, Andreas F, and Vainikainen, Pertti. A dynamic dual-link wideband mimo channel sounder for 5.3 ghz. *IEEE Transactions on Instrumentation and Measurement*, 59(4):873–883, 2010.
- Le Naour, Adrien, Goubet, Olivier, Moy, Christophe, and Leray, Pierre. Spread spectrum channel sounder implementation with usrp platforms. In *SDR Forum 2011*, 2013.
- Liu, Yongsheng, Lin, Leke, and Zhang, Rui. Mimo channel sounder and millimeter wave measurements in a conference room. In *Antennas, Propagation and EM Theory (ISAPE), 2016 11th International Symposium on*, pp. 812–814. IEEE, 2016.
- Maharaj, Bodhaswar T, Linde, Louis P, Wallace, Jon W, and Jensen, M. A cost-effective wideband mimo channel sounder and initial co-located 2.4 ghz and 5.2 ghz measurements. In *Acoustics, Speech, and Signal Processing, 2005. Proceedings.(ICASSP'05). IEEE International Conference on*, volume 3, pp. iii–981. IEEE, 2005.
- Malsbury, John and Ettus, Matt. Simplifying fpga design with a novel network-on-chip architecture. In *Proceedings of the second workshop on Software radio implementation forum*, pp. 45–52. ACM, 2013.
- Merwaday, Arvind, Rupasinghe, Nadisanka, Guvenc, Ismail, Saad, Walid, and Yuksel, Murat. Usrc-based indoor channel sounding for d2d and multi-hop communications. In *Wireless and Microwave Technology Conference (WAMICON), 2014 IEEE 15th Annual*, pp. 1–6. IEEE, 2014.
- Panda, Amit Kumar, Rajput, Praveena, and Shukla, Bhawna. Fpga implementation of 8, 16 and 32 bit lfsr with maximum length feedback polynomial using vhd. In *Communication Systems and Network Technologies (CSNT), 2012 International Conference on*, pp. 769–773. IEEE, 2012.

Pendlum, Jonathon. Rfnoc deep dive: Fpga side, 2014.

URL https://www.ettus.com/content/files/RFNoC_Wireless_at_VT_FPGA.pdf.

Pirkel, Ryan J and Durgin, Gregory D. Optimal sliding correlator channel sounder design. *IEEE Transactions on Wireless Communications*, 7(9), 2008.

Raychaudhuri, Dipankar, Seskar, Ivan, Ott, Max, Ganu, Sachin, Ramachandran, Kishore, Kremo, Haris, Siracusa, Robert, Liu, Hang, and Singh, Manpreet. Overview of the orbit radio grid testbed for evaluation of next-generation wireless network protocols. In *Wireless Communications and Networking Conference, 2005 IEEE*, volume 3, pp. 1664–1669. IEEE, 2005.

Richter, Andreas. Estimation of radio channel parameters: Models and algorithms. ISLE, 2005.

Ritcher, A, Landmann, Markus, and Thoma, RS. Maximum likelihood channel parameter estimation from multidimensional channel sounding measurements. In *Vehicular Technology Conference, 2003. VTC 2003-Spring. The 57th IEEE Semiannual*, volume 2, pp. 1056–1060. IEEE, 2003.

Salous, Sana, Feeney, Stuart M, Raimundo, Xavier, and Cheema, Adnan A. Wideband mimo channel sounder for radio measurements in the 60 ghz band. *IEEE Transactions on Wireless Communications*, 15(4):2825–2832, 2016.

Thomä, Reiner S, Hampicke, Dirk, Richter, Andreas, Sommerkorn, Gerd, and Trautwein, Uwe. Mimo vector channel sounder measurement for smart antenna system evaluation. *Transactions on Emerging Telecommunications Technologies*, 12(5):427–438, 2001.

Thomä, RS, Landmann, M, and Richter, A. Rimax-a maximum likelihood framework for parameter estimation in multidimensional channel sounding. In *Proceedings of the International Symposium on Antennas and Propagation (ISAP04)*, pp. 53–56, 2004.

Thomä, RS, Landmann, M, Richter, A, and Trautwein, U. Multidimensional high-resolution channel sounding. *Smart Antennas in Europe–State-of-the-Art*, pp. 27, 2005.